

This file has been cleaned of potential threats.

To view the reconstructed contents, please SCROLL DOWN to next page.



प्लाज्मा अनुसंधान संस्थान
INSTITUTE FOR PLASMA RESEARCH
परमाणु ऊर्जा विभाग, भारत सरकार का एक सहायता प्राप्त
संस्थान



An Aided Institute of Department of Atomic Energy,
Government of India

इन्दिरा पुल के पास, भट, गांधीनगर - 382 428 भारत
दूरभाष: (079) 2396 2020/2021/2028
फैक्स: 91-079-23962277
वेब: www.ipr.res.in

NEAR INDIRA BRIDGE, BHAT
DIST. GANDHINAGAR - 382 428 (INDIA)
Phone: (079) 2396 2020/2021/2028
Fax : 91-079-23962277
Web : www.ipr.res.in

ENQUIRY

ENQUIRY NO : IPR/EQL/18-19/057
Date : 29-05-2018

Due on : 21-06-2018 by 1:00 PM IST

Please send your offer in sealed envelope specifying Enquiry No, Date & Due Date, ALONG WITH your credentials for the following items:

Important Note:

Please note that e-mail quotations are not acceptable however you may send your queries (if any) to localpurchase@ipr.res.in

Please ensure your sealed quotation reaches this office not later than above mentioned due date and time.

Kindly go through the following documents properly before quoting which are available on the IPR web portal i.e., http://www.ipr.res.in/documents/tender_terms.html / attached herewith.

- 1) Instructions to the bidders & Terms and conditions (refer Form No: **IPR-LP-01.V4**)
- 2) Bidding format

GST for Goods and Services (IGST/CGST/SGST TAX BENEFITS): Please refer **clause no: 8** of Form No: **IPR-LP-01.V4**

QUOTATION SHOULD BE ADDRESSED TO PURCHASE OFFICER ONLY

Sr No	Description	Quantity
1	PCIexpress based reconfigurable Xilinx- Artix 7 FPGA card, Specifications- PCIexpress based reconfigurable FPGA card (Note - PCIexpress carrier card, if proposed product is based on reconfigurable FPGA module as a daughter board), Reconfigurable FPGA - Xilinx Artix-7 (XC7A15T / XC7A35T), FPGA Configuration mode- JTAG connector or JTAG programming feature, FPGA I/Os (TTL signal interface) available out of the PCIexpress board on termination panel (user accessible) - 32 minimum, Development environment software or Engineering design kit (Include information related to develop, download custom application to the FPGA. Also all the related hardware/ software literature necessary), Shielded 1 meters (minimum) long cable for connection from PCIexpress card to termination panel , Termination panel (DIN-rail mount) for termination of I/Os, Linux libraries- drivers for reconfigurable Xilinx Artix-7 FPGA, PCIexpress card and carrier card.	1.0 Nos.

Note: Please quote with complete technical details (Technical compliance sheet and product data sheet).
Encl: As per attachment.

Sd/-
Mr. D. Ramesh
Purchase Officer-II

Information to Vendors: We are working towards a single platform for our future requirement. Hence, please refer IPR website i.e, <http://www.ipr.res.in/documents/tendersenq.html> for our future requirement.

Compliance form

	Particulars	IPR Requirement	Vendor's specification
1	<p>PCllexpress based Reconfigurable Xilinx Artix-7 FPGA card</p> <p>(Note - PCllexpress carrier card, if suggested /proposed product is based on reconfigurable FPGA module as a daughter board)</p>	<p>One</p> <p>PCllexpress based Reconfigurable Xilinx Artix-7 FPGA card (PCllexpress carrier card, if suggested /proposed product is based on reconfigurable FPGA module as a daughter board)</p>	
2	<p>Reconfigurable FPGA - Xilinx Artix-7 (XC7A15T/ XC7A35T) (As available on PCllexpress card or on a daughter board)</p>	<p>Reconfigurable FPGA - Xilinx Artix-7 (XC7A15T/ XC7A35T)</p>	
3	<p>FPGA configuration</p>	<p>JTAG connector or JTAG programming feature</p>	
4	<p>FPGA I/O's (TTL signal interface) available out of the PCllexpress board on termination panel (user accessible) – Minimum 32</p>	<p>Minimum 32</p>	
5	<p>Development environment software or Engineering design kit (Includes information related to developing a custom FPGA program, downloading custom application to the reconfigurable Xilinx FPGA. It should also include necessary information related to schematics, example projects and all the related hardware/software literature necessary for the product)</p>	<p>One required</p>	

6	Shielded, 1 meters (minimum) long cable for connection from PCIe card to termination panel	One	
7	Termination panel (DIN-rail mount) for termination of I/O's	One	
8	Linux libraries, drivers for reconfigurable Xilinx Artix-7 FPGA, PCIe card and carrier card.	One set required	